

## CLAIM AMENDMENTS

1-14 (Cancelled)

1           15. (Currently Amended) A method of making a flip chip assembly, comprising:  
2           attaching a substrate to a semiconductor chip, wherein the substrate includes a  
3           dielectric layer and metallization, the dielectric layer includes first and second surfaces  
4           that are opposite one another and a via hole that extends between the first and second  
5           surfaces, the metallization is disposed on walls of the via hole and extends along the  
6           walls to the first and second surfaces, the chip includes a terminal pad that is aligned with  
7           the via hole, and a reflowable material that contains solder contacts the metallization and  
8           the pad; and then  
9           reflowing the reflowable material to provide an electrical connection between the  
10          metallization and the pad.

1           16. (Previously Presented) The method as recited in claim 15, wherein the  
2           reflowable material is deposited on the metallization before attaching the substrate to the  
3           chip, and during the reflowing the reflowable material wets and flows on an exposed  
4           portion of the pad beneath the via hole.

1           17. (Withdrawn) The method as recited in claim 15, wherein the reflowable  
2           material is deposited on the pad before attaching the substrate to the chip, and during the  
3           reflowing the reflowable material wets and flows on an exposed portion of the  
4           metallization in the via hole.

1           18. (Previously Presented) The method as recited in claim 15, wherein the pad is  
2           directly beneath substantially all surface area defined by the via hole after the attaching.

1           19. (Previously Presented) The method as recited in claim 15, wherein the  
2           metallization is electrolessly plated on the walls of the via hole.

1           20. (Previously Presented) The method as recited in claim 15, wherein the  
2 reflowable material fills a bottom portion of the via hole without filling a top portion of  
3 the via hole after the reflowing.

1           21. (Withdrawn) The method as recited in claim 15, wherein the reflowable  
2 material is solder paste.

1           22. (Previously Presented) The method as recited in claim 15, wherein the  
2 substrate remains at a fixed position relative to the chip during the reflowing.

1           23. (Previously Presented) The method as recited in claim 15, wherein  
2 substantially all of the reflowable material is within the via hole after the reflowing.

1           24. (Previously Presented) The method as recited in claim 15, wherein the  
2 metallization and the reflowable material are the only materials in the via hole after the  
3 reflowing.

1           25. (Currently Amended) A method of making a flip chip assembly, comprising  
2 the following steps in the sequence set forth:  
3           providing a substrate that includes a dielectric layer, wherein the dielectric layer  
4 includes first and second surfaces that are opposite one another and a via hole that  
5 extends between the first and second surfaces;  
6           depositing metallization on walls of the via hole such that the metallization  
7 extends along the walls to the first and second surfaces;  
8           depositing solder on the metallization such that the solder is disposed in the via  
9 hole;  
10          attaching the substrate to a semiconductor chip that includes a terminal pad,  
11 wherein the first surface faces away from the chip, the second surface faces towards the  
12 chip, the via hole is aligned with the pad and the solder contacts the pad; and

13           applying heat to reflow the solder to form a solder joint that contacts and  
14 electrically connects the metallization and the pad and prevents the via hole from  
15 exposing the pad.

1           26. (Previously Presented) The method as recited in claim 25, including  
2 depositing the metallization on the walls using electroless plating.

1           27. (Previously Presented) The method as recited in claim 25, including  
2 depositing the metallization on the walls such that substantially all of the metallization is  
3 within the via hole.

1           28. (Currently Amended) The method as recited in claim 25, including depositing  
2 the metallization on the walls such that the metallization provides a plated through-  
3 hole~~extends along the walls to the first and second surfaces.~~

1           29. (Previously Presented) The method as recited in claim 25, including  
2 depositing the metallization on the walls such that the metallization is aligned with the  
3 second surface.

1           30. (Previously Presented) The method as recited in claim 25, including  
2 depositing the solder on the metallization using electroplating.

1           31. (Withdrawn) The method as recited in claim 25, including depositing the  
2 solder on the metallization using electroless plating.

1           32. (Withdrawn) The method as recited in claim 25, including depositing the  
2 solder on the metallization using wave soldering.

1           33. (Withdrawn) The method as recited in claim 25, including depositing the  
2 solder on the metallization using meniscus coating.

1           34. (Withdrawn) The method as recited in claim 25, including depositing the  
2 solder on the metallization using solder paste printing.

1           35. (Previously Presented) The method as recited in claim 25, including  
2 depositing the solder on the metallization such that solder extends along the metallization  
3 to the first and second surfaces.

1           36. (Previously Presented) The method as recited in claim 25, including attaching  
2 the substrate to the chip such that the via hole exposes the pad.

1           37. (Previously Presented) The method as recited in claim 25, including attaching  
2 the substrate to the chip such that the pad is directly beneath substantially all surface area  
3 defined by the via hole.

1           38. (Previously Presented) The method as recited in claim 25, including attaching  
2 the substrate to the chip using an adhesive between the substrate and the chip.

1           39. (Withdrawn) The method as recited in claim 25, including attaching the  
2 substrate to the chip using a mechanical clamp.

1           40. (Previously Presented) The method as recited in claim 25, including applying  
2 the heat to reflow the solder using a convection oven.

1           41. (Withdrawn) The method as recited in claim 25, including applying the heat to  
2 reflow the solder using a laser.

1           42. (Withdrawn) The method as recited in claim 25, including applying the heat to  
2 reflow the solder using an infrared continuous belt reflow oven.

1           43. (Withdrawn) The method as recited in claim 25, including applying the heat to  
2 reflow the solder using hot nitrogen gas.

1           44. (Withdrawn) The method as recited in claim 25, including applying the heat to  
2 reflow the solder using a vapor phase reflow system.

1           45. (Previously Presented) The method as recited in claim 25, including applying  
2 the heat to reflow the solder such that substantially all of the solder joint is within the via  
3 hole.

1           46. (Previously Presented) The method as recited in claim 25, including applying  
2 the heat to reflow the solder such that the solder joint fills a bottom portion of the via hole  
3 without filling a top portion of the via hole.

1           47. (Previously Presented) The method as recited in claim 25, including applying  
2 the heat to reflow the solder such that the solder wets and covers an exposed portion of  
3 the pad.

1           48. (Previously Presented) The method as recited in claim 25, including applying  
2 the heat to reflow the solder while maintaining the substrate at a fixed position relative to  
3 the chip.

1           49. (Previously Presented) The method as recited in claim 25, wherein the  
2 metallization and the solder joint are the only materials in the via hole after applying the  
3 heat.

1           50. (Withdrawn) A method of making a flip chip assembly, comprising the  
2 following steps in the sequence set forth:  
3           providing a semiconductor chip that includes a terminal pad;  
4           depositing solder on the pad;

5           attaching a substrate to the chip, wherein the substrate includes a dielectric layer  
6   and metallization, the dielectric layer includes first and second surfaces that are opposite  
7   one another and a via hole that extends between the first and second surfaces, the  
8   metallization is disposed on walls of the via hole and extends along the walls to the first  
9   and second surfaces, the via hole is aligned with the pad and exposes the solder, the  
10   solder contacts the metallization, the metallization is spaced from the pad, the first  
11   surface faces away from the chip, the second surface faces towards the chip, and the  
12   substrate is at a fixed position relative to the chip; and  
13           applying heat to reflow the solder such that the solder wets and flows on the  
14   metallization in the via hole and forms a solder joint that contacts and electrically  
15   connects the metallization and the pad while the substrate remains at the fixed position  
16   relative to the chip.

1           51. (Withdrawn) The method as recited in claim 50, wherein the metallization is  
2   aligned with the second surface.

1           52. (Withdrawn) The method as recited in claim 50, wherein essentially all of the  
2   solder joint is in the via hole.

1           53. (Withdrawn) The method as recited in claim 50, wherein the pad is directly  
2   beneath essentially all surface area defined by the via hole after attaching the substrate to  
3   the chip.

1           54. (Withdrawn) The method as recited in claim 50, wherein the metallization and  
2   the solder joint are the only materials in the via hole after applying the heat.

1           55. (Previously Presented) A method of making a flip chip assembly, comprising  
2   the following steps in the sequence set forth:

3 providing a substrate that includes a dielectric layer, wherein the dielectric layer  
4 includes first and second surfaces that are opposite one another and a via hole that  
5 extends between the first and second surfaces;  
6 electrolessly plating metallization on walls of the via hole, wherein the  
7 metallization extends along the walls to the first and second surfaces;  
8 electroplating solder on the metallization such that the solder is disposed in the via  
9 hole;  
10 attaching the substrate to a semiconductor chip using an adhesive therebetween,  
11 wherein the first surface faces away from the chip, the second surface faces towards the  
12 chip, the chip includes a terminal pad, the via hole is aligned with and exposes the pad,  
13 the solder contacts the pad and the metallization is spaced from the pad; and  
14 applying heat to reflow the solder such that the solder wets and flows on the pad  
15 and forms a solder joint that contacts and electrically connects the metallization and the  
16 pad and prevents the via hole from exposing the pad.

1 56. (Previously Presented) The method as recited in claim 55, wherein the  
2 metallization is aligned with the second surface.

1 57. (Previously Presented) The method as recited in claim 55, wherein essentially  
2 all of the solder joint is in the via hole.

1 58. (Previously Presented) The method as recited in claim 55, wherein the pad is  
2 directly beneath essentially all surface area defined by the via hole after attaching the  
3 substrate to the chip.

1 59. (Previously Presented) The method as recited in claim 55, wherein the  
2 metallization and the solder joint are the only materials in the via hole after applying the  
3 heat.

1           60. (Previously Presented) A method of making a flip chip assembly, comprising  
2     the following steps in the sequence set forth:  
3           providing a substrate that includes a dielectric layer and a conductive trace,  
4     wherein the dielectric layer includes first and second surfaces that are opposite one  
5     another and a via hole that extends between the first and second surfaces, and the  
6     conductive trace includes metallization disposed on walls of the via hole and a bond site  
7     disposed on the first surface and spaced from the via hole;  
8           depositing solder on the metallization and the bond site, wherein the solder on the  
9     metallization is in the via hole, the solder on the bond site is outside the via hole, and the  
10    solder on the metallization does not contact the solder on the bond site;  
11          attaching the substrate to a semiconductor chip, wherein the first surface faces  
12    away from the chip, the second surface faces towards the chip, the chip includes a  
13    terminal pad, the solder on the metallization contacts the pad, the metallization does not  
14    contact the pad, and the solder on the bond site does not contact the chip; and  
15          applying heat to reflow the solder such that the solder on the metallization forms a  
16    solder joint that contacts and electrically connects the metallization and the pad, the  
17    solder on the bond site forms a solder contact that does not contact the solder joint and  
18    does not contact the chip, and the conductive trace electrically connects the solder joint  
19    and the solder contact.

1           61. (Previously Presented) The method as recited in claim 60, including  
2     depositing the solder on the metallization and the bond site using electroplating.

1           62. (Withdrawn) The method as recited in claim 60, including depositing the  
2     solder on the metallization and the bond site using electroless plating.

1           63. (Withdrawn) The method as recited in claim 60, including depositing the  
2     solder on the metallization and the bond site using wave soldering.



1           64. (Withdrawn) The method as recited in claim 60, including depositing the  
2 solder on the metallization and the bond site using meniscus coating.

1           65. (Withdrawn) The method as recited in claim 60, including depositing the  
2 solder on the metallization and the bond site using solder paste printing.

1           66. (Previously Presented) The method as recited in claim 60, wherein the  
2 metallization is aligned with the second surface.

1           67. (Previously Presented) The method as recited in claim 60, wherein essentially  
2 all of the solder joint is in the via hole.

1           68. (Previously Presented) The method as recited in claim 60, wherein the  
2 metallization and the solder joint are the only materials in the via hole after applying the  
3 heat to reflow the solder.

1           69. (Previously Presented) The method as recited in claim 60, wherein the pad is  
2 directly beneath essentially all surface area defined by the via hole after attaching the  
3 substrate to the chip.

1           70. (Previously Presented) The method as recited in claim 15, including attaching  
2 the substrate to the chip using an adhesive that does not electrically connect the substrate  
3 and the chip.

1           71. (Previously Presented) The method as recited in claim 15, including attaching  
2 the substrate to the chip using an adhesive that is sandwiched between and contacts the  
3 substrate and the chip and does not electrically connect the substrate and the chip.

1           72. (Previously Presented) The method as recited in claim 15, wherein the pad is a  
2 bumpless pad.

1           73. (Previously Presented) The method as recited in claim 15, wherein the pad is a  
2 solder-free pad.

1           74. (Previously Presented) The method as recited in claim 15, wherein the pad is a  
2 bumpless solder-free pad.

1           75. (Previously Presented) The method as recited in claim 25, including attaching  
2 the substrate to the chip using an adhesive that does not electrically connect the substrate  
3 and the chip.

1           76. (Previously Presented) The method as recited in claim 25, including attaching  
2 the substrate to the chip using an adhesive that is sandwiched between and contacts the  
3 substrate and the chip and does not electrically connect the substrate and the chip.

1           77. (Previously Presented) The method as recited in claim 25, wherein the pad is a  
2 bumpless pad.

1           78. (Previously Presented) The method as recited in claim 25, wherein the pad is a  
2 solder-free pad.

1           79. (Previously Presented) The method as recited in claim 25, wherein the pad is a  
2 bumpless solder-free pad.

1           80. (Withdrawn) The method as recited in claim 50, including attaching the  
2 substrate to the chip using an adhesive that does not electrically connect the substrate and  
3 the chip.

1           81. (Withdrawn) The method as recited in claim 50, including attaching the  
2     substrate to the chip using an adhesive that is sandwiched between and contacts the  
3     substrate and the chip and does not electrically connect the substrate and the chip.

1           82. (Withdrawn) The method as recited in claim 50, wherein the pad is a bumpless  
2     pad.

1           83. (Withdrawn) The method as recited in claim 50, wherein the pad is a solder-  
2     free pad.

1           84. (Withdrawn) The method as recited in claim 50, wherein the pad is a bumpless  
2     solder-free pad.

1           85. (Previously Presented) The method as recited in claim 55, including attaching  
2     the substrate to the chip using an adhesive that does not electrically connect the substrate  
3     and the chip.

1           86. (Previously Presented) The method as recited in claim 55, including attaching  
2     the substrate to the chip using an adhesive that is sandwiched between and contacts the  
3     substrate and the chip and does not electrically connect the substrate and the chip.

1           87. (Previously Presented) The method as recited in claim 55, wherein the pad is a  
2     bumpless pad.

1           88. (Previously Presented) The method as recited in claim 55, wherein the pad is a  
2     solder-free pad.

1           89. (Previously Presented) The method as recited in claim 55, wherein the pad is a  
2     bumpless solder-free pad.

1           90. (Previously Presented) The method as recited in claim 60, including attaching  
2 the substrate to the chip using an adhesive that does not electrically connect the substrate  
3 and the chip.

1           91. (Previously Presented) The method as recited in claim 60, including attaching  
2 the substrate to the chip using an adhesive that is sandwiched between and contacts the  
3 substrate and the chip and does not electrically connect the substrate and the chip.

1           92. (Previously Presented) The method as recited in claim 60, wherein the pad is a  
2 bumpless pad.

1           93. (Previously Presented) The method as recited in claim 60, wherein the pad is a  
2 solder-free pad.

1           94. (Previously Presented) The method as recited in claim 60, wherein the pad is a  
2 bumpless solder-free pad.

1           95. (Previously Presented) The method as recited in claim 15, wherein the  
2 reflowable material extends continuously between the first and second surfaces in the via  
3 hole after the reflowing.

1           96. (Previously Presented) The method as recited in claim 15, wherein the  
2 reflowable material is the only material in the via hole that contacts the metallization after  
3 the reflowing.

1           97. (Previously Presented) The method as recited in claim 15, wherein the  
2 reflowable material is the only material in the via hole that contacts the pad after the  
3 reflowing.

1           98. (Previously Presented) The method as recited in claim 15, wherein the  
2 reflowable material is the only material that contacts the metallization and the pad after  
3 the reflowing.

1           99. (Previously Presented) The method as recited in claim 15, wherein the  
2 reflowable material is the only conductor external to the chip that contacts the pad after  
3 the reflowing.

1           100. (Previously Presented) The method as recited in claim 25, wherein the solder  
2 joint extends continuously between the first and second surfaces in the via hole.

1           101. (Previously Presented) The method as recited in claim 25, wherein the solder  
2 joint is the only material in the via hole that contacts the metallization.

1           102. (Previously Presented) The method as recited in claim 25, wherein the solder  
2 joint is the only material in the via hole that contacts the pad.

1           103. (Previously Presented) The method as recited in claim 25, wherein the solder  
2 joint is the only material that contacts the metallization and the pad.

1           104. (Previously Presented) The method as recited in claim 25, wherein the solder  
2 joint is the only conductor external to the chip that contacts the pad.

1           105. (Withdrawn) The method as recited in claim 50, wherein the solder joint  
2 extends continuously between the first and second surfaces in the via hole.

1           106. (Withdrawn) The method as recited in claim 50, wherein the solder joint is  
2 the only material in the via hole that contacts the metallization.

1           107. (Withdrawn) The method as recited in claim 50, wherein the solder joint is  
2   the only material in the via hole that contacts the pad.

1           108. (Withdrawn) The method as recited in claim 50, wherein the solder joint is  
2   the only material that contacts the metallization and the pad.

1           109. (Withdrawn) The method as recited in claim 50, wherein the solder joint is  
2   the only conductor external to the chip that contacts the pad.

1           110. (Previously Presented) The method as recited in claim 55, wherein the solder  
2   joint extends continuously between the first and second surfaces in the via hole.

1           111. (Previously Presented) The method as recited in claim 55, wherein the solder  
2   joint is the only material in the via hole that contacts the metallization.

1           112. (Previously Presented) The method as recited in claim 55, wherein the solder  
2   joint is the only material in the via hole that contacts the pad.

1           113. (Previously Presented) The method as recited in claim 55, wherein the solder  
2   joint is the only material that contacts the metallization and the pad.

1           114. (Previously Presented) The method as recited in claim 55, wherein the solder  
2   joint is the only conductor external to the chip that contacts the pad.

1           115. (Previously Presented) The method as recited in claim 60, wherein the solder  
2   joint extends continuously between the first and second surfaces in the via hole.

1           116. (Previously Presented) The method as recited in claim 60, wherein the solder  
2   joint is the only material in the via hole that contacts the metallization.

1           117. (Previously Presented) The method as recited in claim 60, wherein the solder  
2 joint is the only material in the via hole that contacts the pad.

1           118. (Previously Presented) The method as recited in claim 60, wherein the solder  
2 joint is the only material that contacts the metallization and the pad.

1           119. (Previously Presented) The method as recited in claim 60, wherein the solder  
2 joint is the only conductor external to the chip that contacts the pad.